Semiconductor device comprising semiconductor die and interposer and manufacturing method thereof

ABSTRACT

A semiconductor device including a relatively thin interposer excluding a through silicon hole and a manufacturing method thereof are provided. The method includes forming an interposer on a dummy substrate. The forming of the interposer includes, forming a dielectric layer on the dummy substrate, forming a pattern and a via on the dielectric layer, and forming a seed layer at the pattern and the via of the dielectric layer and forming a redistribution layer and a conductive via on the seed layer. A semiconductor die is connected with the conductive via facing an upper portion of the interposer, and the semiconductor die is encapsulated with an encapsulant. The dummy substrate is removed from the interposer. A bump is connected with the conductive via facing a lower portion of the interposer.

CROSS-REFERENCE TO RELATED APPLICATIONS/INCORPORATION BY REFERENCE

The present application is a CONTINUATION of U.S. patent applicationSer. No. 15/429,591, filed Feb. 10, 2017, and titled “SEMICONDUCTORDEVICE AND MANUFACTURING METHOD THEREOF,” expected to issue as U.S. Pat.No. 10,679,952; which is a CONTINUATION of U.S. patent application Ser.No. 15/207,287, filed Jul. 11, 2016, and titled “SEMICONDUCTOR DEVICEAND MANUFACTURING METHOD THEREOF,” now U.S. Pat. No. 9,728,514; which isa CONTINUATION of U.S. patent application Ser. No. 14/719,539, filed May22, 2015, and titled “SEMICONDUCTOR DEVICE AND MANUFACTURING METHODTHEREOF,” now U.S. Pat. No. 9,391,043, which is a CONTINUATION of U.S.patent application Ser. No. 13/863,457, filed Apr. 16, 2013, and titled“SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF,” now U.S. Pat.No. 9,048,125, which makes reference to, claims priority to, and claimsthe benefit of Korean Patent Application No. 10-2012-0131967, filed onNov. 20, 2012. The contents of the above-identified applications arehereby incorporated herein by reference in their entirety. Thisapplication is also related to U.S. patent application Ser. No.13/753,120, filed Jan. 29, 2013, and titled “SEMICONDUCTOR DEVICE ANDMETHOD OF MANUFACTURING SEMICONDUCTOR DEVICE”; U.S. patent applicationSer. No. 14/083,779, filed on Nov. 19, 2013, and titled “SEMICONDUCTORDEVICE WITH THROUGH-SILICON VIA-LESS DEEP WELLS”; U.S. patentapplication Ser. No. 14/218,265, filed Mar. 18, 2014, and titled“SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF”; U.S. patentapplication Ser. No. 14/313,724, filed Jun. 24, 2014, and titled“SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF”; U.S. patentapplication Ser. No. 14/444,450, Jul. 28, 2014, and titled“SEMICONDUCTOR DEVICE WITH THIN REDISTRIBUTION LAYERS”: U.S. patentapplication Ser. No. 14/524,443, filed Oct. 27, 2014, and titled“SEMICONDUCTOR DEVICE WITH REDUCED THICKNESS”; U.S. patent applicationSer. No. 14/532,532, filed Nov. 4, 2014, and titled “INTERPOSER,MANUFACTURING METHOD THEREOF, SEMICONDUCTOR PACKAGE USING THE SAME, ANDMETHOD FOR FABRICATING THE SEMICONDUCTOR PACKAGE”; U.S. patentapplication Ser. No. 14/546,484, filed Nov. 18, 2014, and titled“SEMICONDUCTOR DEVICE WITH REDUCED WARPAGE”; and U.S. patent applicationSer. No. 14/671,095, filed Mar. 27, 2015, and titled “SEMICONDUCTORDEVICE AND MANUFACTURING METHOD THEREOF.”

FIELD OF THE INVENTION

The present invention relates to a semiconductor device and a method ofmanufacturing the same.

BACKGROUND OF THE INVENTION

A semiconductor device manufactured by installing a semiconductor dieonto an interposer and stacking the interposer on another semiconductordie or substrate may be referred to herein as a 2.5D package. What isreferred to herein as a 3D package may be obtained by directly stackingone semiconductor die onto another semiconductor die or substratewithout utilizing an interposer.

The interposer of the 2.5D package may include a plurality of throughsilicon vias so as to permit an electrical signal to flow between anupper semiconductor die and a lower semiconductor die or substrate.Accordingly, the through silicon vias as well as circuit patterns may beformed in the interposer in a semiconductor device, which may increasemanufacturing cost and may result in a thicker device.

Further limitations and disadvantages of conventional and traditionalapproaches will become apparent to one of skill in the art, throughcomparison of such systems with some aspects of the present invention asset forth in the remainder of the present application with reference tothe drawings.

BRIEF SUMMARY OF THE INVENTION

A semiconductor device and method of manufacturing a semiconductordevice, substantially as shown in and/or described in connection with atleast one of the figures, as set forth more completely in the claims.

These and other advantages, aspects and novel features of the presentinvention, as well as details of an illustrated embodiment thereof, willbe more fully understood from the following description and drawings.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

FIG. 1A illustrates a cross-sectional view of an exemplary semiconductordevice, in accordance with a representative embodiment of the presentinvention.

FIG. 1B illustrates a partially enlarged view of a portion of theexemplary semiconductor device of FIG. 1A, that provides additionaldetails of the structure, in accordance with a representative embodimentof the present invention.

FIG. 1C illustrates a cross-sectional view of an exemplarymetal-insulator-metal (MIM) structure provided for an interposer, inaccordance with a representative embodiment of the present invention.

FIG. 2 illustrates a cross-sectional view of an exemplary semiconductordevice, in accordance with a representative embodiment of the presentinvention.

FIG. 3 illustrates a partially enlarged view of a portion of asemiconductor device such as, for example, the semiconductor device ofFIG. 2 , in accordance with a representative embodiment of the presentinvention.

FIG. 4 illustrates a partially enlarged view of a portion of asemiconductor device, in accordance with another representativeembodiment of the present invention.

FIGS. 5A to 5K illustrate cross-sectional views showing the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

FIGS. 6A to 6C show cross-sectional views illustrating exemplary stepsof a method of manufacturing a semiconductor device, in accordance witha representative embodiment of the present invention.

FIGS. 7A and 7B illustrate cross-sectional views showing the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

FIGS. 8A and 8B show cross-sectional views illustrating the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith another representative embodiment of the present invention.

FIGS. 9A to 9D illustrate cross-sectional views showing the steps of amethod of manufacturing a semiconductor device, in accordance with arepresentative embodiment of the present invention.

FIGS. 10A to 10D show cross-sectional views illustrating the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

FIG. 11 illustrates cross-sectional views showing a step from anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Aspects of the present invention relate to a semiconductor device and amethod of manufacturing the same. More specifically, representativeembodiments of the present invention may relate to a semiconductordevice and a method of manufacturing such a semiconductor device.

Preferred embodiments of the invention will be described in more detailwith reference to the accompanying drawings. In such a manner, thoseskilled in the art will easily realize the embodiments of the presentinvention upon a careful reading of the present patent application.

It should be noted that the dimensions and relative sizes of eachelement in the accompanying drawings may be exaggerated for clarity, andthat like reference numerals refer to like elements. The term“semiconductor die” in this specification includes, for example, asemiconductor chip, a semiconductor wafer or an equivalent thereof,including an active circuit and/or a passive circuit formed thereon, asemiconductor wafer, or equivalents thereof. In addition, the term“dummy substrate” used herein includes a silicon substrate, a glasssubstrate, and any suitable equivalent thereof. Further, the term“dielectric layer” used herein includes a silicon oxide layer, a siliconnitride layer, an organic layer, and any suitable equivalent thereof. Inthe following description, it will be understood that when one part iselectrically connected to another part, the one part can be directlyconnected to the other part, or intervening parts may also be present.

As utilized herein, the term “exemplary” means serving as a non-limitingexample, instance, or illustration. Also, as utilized herein, the term“may” is generally synonymous with the phrase “may, for example”, inthat such term is generally utilized to present non-limiting exampleillustrations. As used herein, the term “and/or” includes any and allcombinations of one or more of the associated listed items.

The terminology used herein is for the purpose of describing particularexample embodiments only and is not intended to be limiting of thepresent inventive concept. As used herein, the singular forms areintended to include the plural forms as well, unless the context clearlyindicates otherwise. It will be further understood that the terms“comprise” and/or “comprising,” when used in this specification, specifythe presence of stated features, integers, steps, operations, elements,and/or groups, but do not preclude the presence or addition of one ormore other features, integers, steps, operations, elements, components,and/or groups thereof.

It will be understood that, although the terms first, second, etc. maybe used herein to describe various elements, components, regions, layersand/or sections, these elements, components, regions, layers and/orsections should not be limited by these terms. These terms are only usedto distinguish one element, component, region, layer or section fromanother element, component, region, layer or section. Thus, a firstelement, component, region, layer or section discussed below could betermed a second element, component, region, layer or section withoutdeparting from the teachings of the present inventive concept.

Example embodiments will now be described more fully hereinafter withreference to the accompanying drawings.

The present inventive concept may, however, be embodied in differentforms and should not be construed as limited to the embodiments setforth herein. Rather, these embodiments are provided so that thisdisclosure will be thorough and complete, and will fully convey thescope of the invention to those skilled in the art.

FIG. 1A illustrates a cross-sectional view of an exemplary semiconductordevice 100, in accordance with a representative embodiment of thepresent invention.

As illustrated in FIG. 1A, a semiconductor device 100 in accordance withrepresentative embodiment of the present invention may include aninterposer 110, a semiconductor die 120, an encapsulant 130 and one ormore bumps 140.

In a representative embodiment of the present invention, the interposer110 may include a redistribution layer 111, a conductive via 112 and adielectric layer 113. As shown in the illustration of FIG. 1A, theinterposer 110 may include a multi-layer structure of the redistributionlayer 111 and the conductive via 112, and the redistribution layer 111and the conductive via 112 may be passivated by the dielectric layer113. In other words, the interposer 110 may have a multi-layer structuresuch as, for example, one to five layers comprising elements such as theredistribution layer 111, the conductive via 112 and the dielectriclayer 113 of FIG. 1A. In addition, the conductive via 112 connected tothe redistribution layer 111 may be formed facing the upper portion ofthe dielectric layer 113, and the conductive via 112 connected to theredistribution layer 111 may be formed facing the lower portion of thedielectric layer 113. A semiconductor die 120 may make an electricalconnection to the conductive via 112 facing the upper portion of thedielectric layer 113, and the bump 140 may make an electrical connectionto the conductive via 112 facing the lower portion of the dielectriclayer 113, as explained below. In addition, an upper under bump metal114 may be formed at the conductive via 112 facing the upper portion ofthe dielectric layer 113, and the semiconductor die 120 may beelectrically connected to the upper under bump metal 114 by means of asolder layer 122. A lower under bump metal 115 may be formed at theconductive via 112 facing the lower portion of the dielectric layer 113,and the bump 140 may be electrically connected to the lower under bumpmetal 115.

In a representative embodiment of the present invention, theredistribution layer 111 and the conductive via 112 may be formed byusing a material selected from copper, aluminum, or any suitableequivalent thereof. In addition, the dielectric layer 113 may be formedas one selected from a silicon oxide layer, a silicon nitride layer, anorganic layer, or any suitable equivalent thereof. It should be notedthat use of the example materials suggested above for the redistributionlayer 111, the conductive via 112, and the dielectric layer 113 does notnecessarily represent any specific limitations of the present invention,unless recited in the claims. When a silicon oxide layer or a siliconnitride layer is used as the dielectric layer 113, the redistributionlayer 111 and the conductive via 112 may be formed to have minutepitches of less than 1 micron. In some representative embodiments of thepresent invention, a passive device may be embedded. When the dielectriclayer 113 is a silicon oxide layer or a silicon nitride layer, thepatterning of the redistribution layer 111, the conductive via 112 andthe dielectric layer 113 in a semiconductor FAB process may have a linewidth in a range of between, for example, 0.1 μm to 10 μm. In arepresentative embodiment of the present invention, the line widthformed in a package process may be considerably greater than that formedin a semiconductor FAB process. In some representative embodiments ofthe present invention, a through silicon via may not be necessary in theinterposer 110, the thickness of the interposer 110 may be decreased andmay be formed at lower cost.

In various representative embodiments of the present invention, thesemiconductor die 120 may be, for example, a memory device, a graphicsprocessing unit (GPU), a central processing unit (CPU), or any othersemiconductor die. It should be noted, however, that use of theseexample devices does not necessarily represent a specific limitation ofthe present invention, unless recited in the claims, and thesemiconductor die employed may be other than the devices listed above.The semiconductor die 120 may include a connection terminal 121 that mayhave an electrical connection with the interposer 110. In arepresentative embodiment of the present invention, the connectionterminal 121 may include a copper pillar and a solder cap formed at theterminal portion thereof, and in some cases, the connection terminal 121may include a solder bump. In addition, a solder layer 122 may be formedin advance between the connection terminal 121 and the interposer 110for example, at the upper surface of the conductive via 112 facing theupper portion of the interposer 110 and the upper under bump metal 114formed thereon, in order to facilitate the connection. In this way, thesemiconductor die 120 may make an electrical connection with theredistribution layer 111 of the interposer 110.

In a representative embodiment of the present invention, the encapsulant130 may be formed between the interposer 110 and the semiconductor die120, thereby making the interposer 110 and the semiconductor die 120into one body. More particularly, the encapsulant 130 may wrap thesurface portions of the connection terminal 121 and the solder layer 122formed between the semiconductor die 120 and the interposer 110. In thisway, the upper surface and the sides of the semiconductor die 120 may beexposed to the exterior environment, and heat radiating performance ofthe semiconductor die 120 may be improved.

As shown in the example of FIG. 1A, the sides of the interposer 110, thesemiconductor die 120 and the encapsulant 130 may lie in the sameplanes. Thus, the semiconductor device 100, in accordance with arepresentative embodiment of the present invention, may be manufacturedto have a compact structure.

In some representative embodiments of the present invention, the spacebetween the interposer 110 and the semiconductor die 120 may be filledwith an underfill (not illustrated) instead of an encapsulant. That is,an underfill material may cover the lower portions of the sides of thesemiconductor die 120 as well as the space between the interposer 110and the semiconductor die 120. The underfill may increase thephysical/mechanical combining force between the interposer 110 and thesemiconductor die 120, and may prevent the separation of the interposer110 and the semiconductor die 120 due to stresses induced by adifference in the coefficients of thermal expansion of the interposer110 and the semiconductor die 120.

In a representative embodiment of the present invention, the bump 140may be connected to the conductive via 112 facing the lower portion ofthe interposer 110 and the lower under bump metal 115 formed at theconductive via 112. More particularly, the lower under bump metal 115may be formed at the redistribution layer 111 exposed at the lowersurface of the interposer 110, and the bump 140 may be connected to thelower under bump metal 115. In some representative embodiments of thepresent invention, the bump 140 may be smaller than a typical solderball, and may be referred to as a “micro-bump.” In some representativeembodiments of the present invention, the diameter of the bump 140 maybe about 100 μm or less, while in other representative embodiments, thediameter of the bump 140 to be described below may be in the range ofabout 200 μm to about 400 μm.

FIG. 1B illustrates a partially enlarged view of a portion of theexemplary semiconductor device 100 of FIG. 1A, which provides additionaldetails of the structure, in accordance with a representative embodimentof the present invention. As illustrated in FIG. 1B, in a representativeembodiment of the present invention, seed layers 116 a, 116 b and 116 cmay be substantially formed at redistribution layers 111 a and 111 b,and conductive vias 112 a, 112 b and 112 c. In a representativeembodiment of the present invention, the seed layers 116 a, 116 b and116 c may be, for example, one of a titanium layer or a titaniumtungsten layer. It should be noted that use of these example materialsdoes not necessarily represent a specific limitation of the presentinvention, in that any other suitable material may be used.

In a representative embodiment of the present invention, the conductivevia 112 a facing the lower portion of the interposer 110 and theredistribution layer 111 a may be interconnected, and the seed layer 116a may be formed at the sides and the bottom surface of theredistribution layer 111 a.

In addition, the conductive via 112 b facing the upper portion of theinterposer 110 and the redistribution layer 111 b may also beinterconnected, and the seed layer 116 b may be formed at the sides andthe bottom surface of the redistribution layer 111 b. As illustrated inFIG. 1B, the seed layer 116 b may be interposed between the conductivevia 112 b and the redistribution layer 111 a facing the lower portion ofthe interposer 110.

Further, the seed layer 116 c may be formed at the sides and the bottomsurface of the conductive via 112 c facing the upper portion of theinterposer 110. As shown in FIG. 1B, the seed layer 116 c may beinterposed between the conductive via 112 c facing the upper portion ofthe interposer 110, and the redistribution layer 111 b.

As in the example described above, the conductive vias and theredistribution layers in a representative embodiment of the presentinvention may be formed beginning with a seed layer as a starting layer,and the conductive vias and the redistribution layers of an interposerin accordance with a representative embodiment of the present inventionmay be formed to have a minute width and a minute pitch. In this manner,the thickness of such an interposer may be minimized.

FIG. 1C illustrates a cross-sectional view of an exemplarymetal-insulator-metal (MIM) structure provided for an interposer, inaccordance with a representative embodiment of the present invention. Asillustrated in FIG. 1C, an interposer 110 in accordance with arepresentative embodiment of the present invention may have an embeddedmetal-insulator-metal (MIM) structure. More particularly, theredistribution layer 111 a facing the lower portion of the interposer110 and the redistribution layer 111 b facing the upper portion of theinterposer 110 may be electrically separated from one another, havingonly the dielectric layer 113 between the redistribution layer 111 a andthe redistribution layer 111 b.

In this way, a semiconductor device in accordance with a representativeembodiment of the present invention, such as the semiconductor device100 of FIG. 1C, may be manufactured, for example, in a “flip-chip”manner. A “flip-chip” type semiconductor device 100 may, for example, beinstalled on a circuit substrate for a typical semiconductor device orfor a semiconductor package. A semiconductor device in accordance withrepresentative embodiment of the present invention, such as thesemiconductor device 100 of FIG. 1C, may also be installed on, forexample, a mother board, a main board, etc.

By employing a representative embodiment of the present invention, asemiconductor device 100 (e.g., a flip-chip device) including arelatively thin interposer 110 without through silicon vias may berealized. The formation of a redistribution layer and conductive viassuch as, for example, the redistribution layer 111 and the conductivevia 112 of FIG. 1C, having a minute pitch of less than 1 micron, may beaccomplished using, for example, a silicon oxide layer or a siliconnitride layer of inorganic materials, in accordance with variousrepresentative embodiments of the present invention. In addition, asemiconductor device 100 having an interposer 110 comprising an embeddedpassive structure may be realized.

FIG. 2 illustrates a cross-sectional view of an exemplary semiconductordevice 200, in accordance with a representative embodiment of thepresent invention. As illustrated in FIG. 2 , a semiconductor device 200in accordance with a representative embodiment of the present inventionmay include a flip-chip device such as, for example, the semiconductordevice 100 described above with respect to FIGS. 1A, 1B, 1C, a circuitsubstrate 210, an underfill 220, a cover 230, a thermally conductiveadhesive 240, and one or more solder balls 250. The flip-chip device 100may include one or more bumps such as, or example, the bump 140 of FIGS.1A, 1B, 1C, which may be formed at the bottom surface the flip-chipdevice 100, and the bumps 140 may be installed onto the circuitsubstrate 210. The circuit substrate 210 may include a circuit pattern211 and an insulating layer 212. In addition, one or more passivedevices 260 may be installed on the circuit substrate 210. As describedabove, the bumps 140 of the flip-chip device 100 may form electricalconnections with the circuit pattern 211 of the circuit substrate 210.

In a representative embodiment of the present invention, a gap betweenthe flip-chip device 100 and the circuit substrate 210 may be filledwith an underfill material in the manner of the underfill 220 of FIG. 2. That is, the underfill 220 may cover the sides and lower surface ofthe interposer 110, and cover a portion of the sides of the encapsulant130 of the flip-chip device 100, as well as wrapping the bumps 140. Inthis manner, separation of the flip-chip device 100 from the circuitsubstrate 210 due to stresses induced by a difference in thecoefficients of thermal expansion of the flip-chip device 100 and thecircuit substrate 210 may be prevented.

In some representative embodiments of the present invention, the cover230 may be attached to the circuit substrate 210 and at the same time,may roughly wrap the flip-chip device 100. Accordingly, the flip-chipdevice 100 may be protected from an external environment by the cover230. The cover 230 may be formed by using a metal, a ceramic, or anysuitable equivalent to improve the radiation of heat. It should be notedthat such example materials for the cover 230 do not necessarilyrepresent a specific limitation of the present invention, and that othermaterials may be employed.

The thermally conductive adhesive 240 may be interposed between theflip-chip device 100 and the cover 230, and between the cover 230 andthe circuit substrate 210. The thermally conductive adhesive 240 maypromptly transfer heat generated by the flip-chip device 100 to thecover 230. The thermally conductive adhesive 240 may also affix thecover 230 to the flip-chip device 100 and the circuit substrate 210.

The solder balls 250 may be attached to the bottom surface of thecircuit substrate 210, and the solder balls 250 may make an electricalconnection with the circuit pattern 211 of the circuit substrate 210. Byusing the solder balls 250, a semiconductor device in accordance with arepresentative embodiment of the present invention, such as thesemiconductor device 200, may be installed on, for example, amotherboard, a main board, or other component of an electronic equipmentsuch as, for example, a computer or a smart phone.

As described above, a 2.5D semiconductor device in accordance with arepresentative embodiment of the present invention such as, for example,the semiconductor device 200 of FIG. 2 , which includes a semiconductordevice 100 (i.e., a flip-chip device) having a relatively thininterposer 110 without a through silicon hole, may be realized. Inaddition, the formation of a redistribution layer 111 and a conductivevia 112 having a minute pitch of less than about 1 micron may beaccomplished by using an inorganic material such as, for example, asilicon oxide layer or a silicon nitride layer. In addition, asemiconductor device such as the semiconductor device 200 of FIG. 2 ,comprising a semiconductor device 100 including an interposer 110 havingan embedded passive structure, in accordance with a representativeembodiment of the present invention, may be realized.

FIG. 3 illustrates a partially enlarged view of a portion of asemiconductor device such as, for example, the semiconductor device 200of FIG. 2 , in accordance with a representative embodiment of thepresent invention. As illustrated in FIG. 3 , a conductive via 112 thatis electrically connected to a redistribution layer 111 facing the lowerportion of an interposer 110, may extend from the dielectric layer 113to a certain length, in accordance with some representative embodimentsof the present invention. In such a representative embodiment, a lowerunder bump metal 115 a may be formed in the region of the conductive via112 that extends outward from the dielectric layer 113, and a bump 140may be combined with the extended conductive via 112 outward from thedielectric layer 113 and the lower under bump metal 115 a. That is, aportion of the conductive via 112 that extends outward from thedielectric layer 113 and the lower under bump metal 115 a may bedisposed within the bump 140. Accordingly, the strength of attachment ofthe bump 140 to the conductive via 112 may be improved in such arepresentative embodiment of the present invention.

FIG. 4 illustrates a partially enlarged view of a portion of asemiconductor device, in accordance with another representativeembodiment of the present invention. As illustrated in FIG. 4 , a lowerunder bump metal 115 b may be formed on the conductive via 112 at theface of the lower portion of the interposer 110 and the redistributionlayer 111. For example, a seed layer 116 may be formed on a dielectriclayer 113, and the lower under bump metal 115 b including, for example,a nickel gold layer, may be formed on the seed layer 116, and theconductive via 112 and the redistribution layer 111 may be formed on thelower under bump metal 115 b. In addition, the seed layer at the bottomsurface and the side portion of the conductive via 112 may be removed,and the lower under bump metal 115 b may be exposed, enabling anelectrical connection with the bump 140. In this case, the conductivevia 112 and the lower under bump metal 115 b on the surface thereof mayextend from the dielectric layer 113 to a certain length. Accordingly, aportion of the conductive via 112 that extends outward from thedielectric layer 113 and the lower under bump metal 115 b may be presentwithin the bump 140. Thus, the strength of attachment between theconductive via 112 and the bump 140 may be improved.

FIGS. 5A to 5K illustrate cross-sectional views showing the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention. Asillustrated in FIGS. 5A to 5K, the example method of manufacturing asemiconductor device in accordance with a representative embodiment ofthe present invention may include a step of forming an interposer 110 ona dummy substrate 310. The step of forming the interposer 110 mayinclude a step of forming a dielectric layer 113 on the dummy substrate310, a step of forming a pattern 113 a on the dielectric layer 113, astep of forming a via 113 b through the dielectric layer 113, a step offorming a redistribution layer 111 and a conductive via 112 over thepattern 113 a and the via 113 b, a step of providing a patternedredistribution layer 111 by grinding the redistribution layer 111, astep of repeating the above described steps, for example, one to fivetimes, a step of forming a dielectric layer 113 again, a step of forminga via 113 b on the dielectric layer 113 and forming a conductive via 112at the via 113 b, a step of forming an upper under bump metal 114 at theconductive via 112, a step of electrically connecting the semiconductordie 120 to the interposer 110 and encapsulating using an encapsulant130, a step of removing the dummy substrate 310, and a step of forming alower under bump metal 115 at the conductive via 112 forwarding thelower portion of the interposer 110 and connecting the lower under bumpmetal 115 with a bump 140. The above described steps will be describedin more detail below.

As illustrated in FIG. 5A, at the step of forming the dielectric layer113 on the dummy substrate 310, the roughly flat dielectric layer 113may be formed to a uniform thickness on the dummy substrate 310. In arepresentative embodiment of the present invention, the dummy substrate310 may be formed by using one selected from, for example, silicon,glass, or any suitable equivalent. It should be noted that use of theseexample materials does not necessarily represent a specific limitationof the present invention, unless recited in the claims, and that anyother suitable material may be employed. In addition, the dielectriclayer 113 may be one selected from the group consisting of, for example,a silicon oxide layer, a silicon nitride layer, an organic layer, or anysuitable equivalent. It should again be noted that use of these examplematerials does not necessarily represent a specific limitation of thepresent invention, unless recited in the claims, and that any othersuitable material may be employed.

As illustrated in FIG. 5B, at the step of forming the pattern 113 a onthe dielectric layer 113, the pattern 113 a may be formed to a certaindepth by exposing the dielectric layer 113 to, for example, a laserbeam. The pattern 113 a may also be formed by, for example, a wetetching process using a chemical solution, by a dry etching processusing plasma, or by a conventional photo process, instead of using alaser beam. It should be noted that these example techniques areintended to be illustrative and not limiting, as the use of thesetechniques does not necessarily represent a specific limitation of thepresent invention, unless recited by the claims, and that other suitabletechniques of forming pattern 113 a may be employed.

The pattern 113 a may also be formed by, for example, a wet etchingprocess using a chemical solution, by a dry etching process usingplasma, or by a conventional photo process, instead of using a laserbeam. It should be noted that these example techniques are intended tobe illustrative and not limiting, as the use of these techniques doesnot necessarily represent a specific limitation of the presentinvention, unless recited by the claims, and that other suitabletechniques of forming pattern 113 a may be employed. The formation ofthe via 113 b may, for example as shown in FIG. 5C, expose a portion ofthe dummy substrate 310 to exterior. In addition, a portion of the dummysubstrate 310 may also be removed to a certain depth, thereby forming anextended conductive via.

As illustrated in FIG. 5D, at the step of forming the redistributionlayer 111 and the conductive via 112 at the pattern 113 a and the via113 b, a seed layer (not illustrated) may be formed on the pattern 113 aand the via 113 b of the dielectric layer 113, and the redistributionlayer 111 and the conductive via 112 may be formed to a uniformthickness on the seed layer at the same time. Particularly, copper oraluminum, for example, may be electroplated on such a seed layer tocover the pattern 113 a and the via 113 b. In this way, the conductivevia 112 may face the lower portion of the interposer 110.

As illustrated in FIG. 5E, at the step of providing the patternedredistribution layer 111 by grinding the redistribution layer 111, theredistribution layer 111 and the conductive via 112 disposed higher thanthe dielectric layer 113 may be ground or/and etched to a certainthickness to separate portions of the connected redistribution layer 111from each other.

As illustrated in FIG. 5F, at the step of repeating the above describedsteps from, for example, one to five times, the processes illustrated inFIGS. 5A to 5E may be repeated, for example, one to five times to obtaina multi-layer structure of the conductive via 112 and the redistributionlayer 111. It should be noted that the range of repetitions of the stepsgiven in this illustrative example is meant to aid in understanding theconcepts presented, and not to limit these teachings, and that thenumber of repetitions of the above operation does not necessarilyrepresent a specific limitation of the present invention, unless recitedin the claims.

As illustrated in FIG. 5G, at the step of forming the dielectric layer113 again, the dielectric layer 113 may be formed again on themulti-layer structure of the conductive via 112 and the redistributionlayer 111. The dielectric layer 113 may also be formed by one selectedfrom the group consisting of, for example, a silicon oxide layer, asilicon nitride layer, an organic layer, or any suitable equivalent ofthese materials. It should be noted that use of these materials does notnecessarily represent a specific limitation of the present invention,unless recited by the claims, and that any suitable materials may beused.

As illustrated in FIG. 5H, at the step of forming the via at thedielectric layer 113 and forming the conductive via 112 at the via, thevia may be formed at the dielectric layer 113 by means of, for example,a laser or any other suitable technique as discussed above, and theconductive via 112 may be further formed at the via to make anelectrical connection to the redistribution layer 111 previously formed.In this way, the conductive via 112 facing the upper portion of theinterposer 110 may be exposed to the exterior environment.

As illustrated in FIG. 5I, at the step of forming the upper under bumpmetal 114 at the conductive via 112, the upper under bump metal 114 maybe formed at the conductive via 112 facing the upper portion of theinterposer 110. In a representative embodiment of the present invention,a connection terminal 121 of a semiconductor die 120 may be electricallyconnected to the upper under bump metal 114, in a following process.

As illustrated in FIG. 5J, at the step of making an electricalconnection of the semiconductor die 120 to the interposer 110 andencapsulating using the encapsulant 130, the connection terminal 121 ofthe semiconductor die 120 may make an electrical connection with theconductive via 112 facing the upper portion of the interposer 110 andthe upper under bump metal 114 formed thereon by a solder layer 122, andthe lower surface of the semiconductor die 120 may be encapsulated bythe encapsulant 130. In a representative embodiment of the presentinvention, any space between the interposer 110 and the semiconductordie 120 may be filled with the encapsulant 130. In some representativeembodiments of the present invention, some or all of the space betweenthe interposer 110 and the semiconductor die 120 may be filled with anunderfill.

As illustrated in FIG. 5K, at the step of removing the dummy substrate310, the dummy substrate 310 attached on the bottom surface of theinterposer 110 may be removed by means of, for example, a grindingprocess, a chemical etching process, or any combination of these or anyother suitable techniques. In this way, the conductive via 112 facingthe lower portion of the interposer 110 may, for example, be coplanarwith the dielectric layer 113.

In the manner described above, a method of manufacturing a semiconductordevice including a relatively thin interposer 110 without a throughsilicon via may be realized, in accordance with a representativeembodiment of the present invention.

As discussed above, the interposer 110 of a representative embodiment ofthe present invention may include a dielectric layer such as, forexample, the dielectric layer 113 having a high dielectric constant, andmay be fabricated on a dummy substrate such as the dummy substrate 310,formed from, for example, silicon or glass. By employing the exemplarymethod of manufacturing a semiconductor device given above, inaccordance with a representative embodiment of the present invention, aredistribution layer such as the redistribution layer 111, having aminute pitch of less than about one micron, and an embedded passivestructure, may be realized. In addition, some representative embodimentsof the present invention provide a structure excluding an extendedportion for forming a connection between a redistribution layer (e.g.,the redistribution layer 111) and a bump (e.g., the bump 140).

FIGS. 6A to 6C show cross-sectional views illustrating exemplary stepsof a method of manufacturing a semiconductor device, in accordance witha representative embodiment of the present invention.

FIG. 6A shows the semiconductor device comprising a dummy substrate 310and an interposer 110 having a dielectric layer 113, a redistributionlayer 111, and a conductive via 112. As illustrated in FIG. 6A, a seedlayer 116 may be formed at the bottom surface of the conductive via 112facing the lower portion of the interposer 110.

FIG. 6B illustrates that, after removing the dummy substrate 310, theseed layer 116 formed at the bottom surface of the conductive via 112may be removed using, for example, an etching process, and a lower underbump metal 115 may be formed in its place. In a representativeembodiment of the present invention, the bottom surface of theconductive via 112 may be slightly removed by the etching process, andthe under bump metal 115 may be formed using one method selected from,for example, an electroplating method, an electro-less plating method, asputtering method, an evaporation method, a chemical vaporizationdeposition method, or any suitable equivalent of those exemplarytechniques. It should be noted that use of those techniques does notnecessarily represent a specific limitation of the present invention,unless recited in the claims. In a representative embodiment of thepresent invention, a bump 140 may then be electrically connected to thelower under bump metal 115.

As illustrated in FIG. 6C, after removing the dummy substrate 310, insome representative embodiments of the present invention, the seed layer116 formed at the bottom surface of the conductive via 112 may not beremoved but may remain. That is, the under bump metal 115 may bedirectly formed under the seed layer 116 by using one method selectedfrom, for example, an electroplating method, an electro-less platingmethod, a sputtering method, an evaporation method, a chemicalvaporization deposition method, or any suitable equivalent of thesetechniques. It should be noted that use of these exemplary techniquesdoes not necessarily represent a specific limitation of the presentinvention, unless recited by the claims, as other techniques may beemployed.

FIGS. 7A and 7B illustrate cross-sectional views showing the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

As illustrated in FIG. 7A, in a representative embodiment of the presentinvention, a groove 311 may be formed by removing a portion of a dummysubstrate 310 by means of, for example, a laser beam or an etchingprocess, and a seed layer 116 may then be formed along the groove 311 ofthe dummy substrate 310. In this manner, a conductive via 112 may have acombined shape in the groove 311 of the dummy substrate 310.

As illustrated in FIG. 7B, after removing the dummy substrate 310, theconductive via 112 may extend through the dielectric layer 113. In somerepresentative embodiments of the present invention, the seed layer 116formed at the surface (e.g., at the bottom surface and both sides) ofthe extended conductive via 112 may be removed, and a lower under bumpmetal 115 a may be formed in its place. That is, in a representativeembodiment of the present invention, the lower under bump metal 115 amay also extend beyond or protrude from the surface of the dielectriclayer 113.

In a representative embodiment of the present invention, as the contactarea between the bump 140 and the conductive via 112 or the lower underbump metal 115 a increases, the attachment of the bump 140 and theconductive via 112 or the lower under bump metal 115 a may be improved.The use of some representative embodiments of the present inventionresult a structure in which the conductive via 112 or the lower underbump metal 115 a is disposed within the bump 140.

FIGS. 8A and 8B show cross-sectional views illustrating the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith another representative embodiment of the present invention.

As illustrated in FIG. 8A, a conductive via 112 and a redistributionlayer 111 may be formed on the surface of a lower under bump metal 115 bthat includes, for example, a seed layer 116 and alternately integratednickel and gold layers.

As illustrated in FIG. 8B, after removing a dummy substrate 310, theconductive via 112, the lower under bump metal 115 b and the seed layer116 may have a shape extending or protruding from the dielectric layer113. In this case, the seed layer 116 formed at the surface (e.g., atthe bottom surface and both sides) of the conductive via 112 with underbump metal 115 b, may be removed, and the lower under bump metal 115 bmay be exposed to the exterior environment. In this manner, the lowerunder bump metal 115 b may also have an extended or protruding shapefrom the dielectric layer 113.

Accordingly, as the contact area between the bump 140 and the conductivevia 112 or the lower under bump metal 115 b increases, the attachment ofthe bump 140 with the conductive via 112 or the lower under bump metal115 b may be improved. In other words, a representative embodiment ofthe present invention may provide a structure in which the conductivevia 112 or the lower under bump metal 115 b is disposed within the bump140, improving attachment of the bump 140 to the conductive via 112 orunder bump metal 115 b.

FIGS. 9A to 9D illustrate cross-sectional views showing the steps of amethod of manufacturing a semiconductor device, in accordance with arepresentative embodiment of the present invention.

As illustrated in FIG. 9A, in another representative embodiment of thepresent invention, a second dielectric layer 410 with a predeterminedthickness may be formed on the bottom surface of a first dielectriclayer 113 after a dummy substrate (such as, for example, the dummysubstrate 310 of FIG. 8A) is removed. In the illustration of FIG. 9A, alower surface and side surface of the conductive via 112 are showncovered with the second dielectric layer 410. In a representativeembodiment of the present invention, the material of the seconddielectric layer 410 may be the same as or different from that of thefirst dielectric layer 113.

As illustrated in FIG. 9B, using a leveling process, a portion of thesecond dielectric layer 410 corresponding to the lower surface of theconductive via 112 may be removed and thereby expose the lower surfaceof the conductive via 112 to an outside environment. In variousrepresentative embodiments of the present invention, the levelingprocess may be, for example, a chemical and/or mechanical planarizationprocess.

As illustrated in FIG. 9C, a lower under bump metal 415 may be formed onan exposed lower surface of the conductive via 112 by using one methodselected from, for example, an electroplating method, an electro-lessplating method, a sputtering method, an evaporation method, a chemicalvaporization deposition method, or any suitable equivalent. It should benoted, however, that the example methods above do not necessarilyrepresent specific limitations of the present invention, unless recitedin the claims, and that other methods may be employed. For example, thelower under bump metal 415 may include nickel (Ni) and gold (Au) whichare sequentially plated on the lower surface of the conductive via 112.In addition, the lower under bump metal 415 may extend over a portion ofthe lower surface of the second dielectric layer 410 located to the sideof the lower surface of conductive via 112.

As illustrated in FIG. 9D, a conductive bump 140 may be electricallyconnected to the lower under bump metal 415. Therefore, the conductivebump 140 is electrically connected to the conductive via 112 through thelower under bump metal 415.

FIGS. 10A to 10D show cross-sectional views illustrating the steps of anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention. Asillustrated in FIG. 10A, the conductive via 112 protrudes to the outsidevia the dielectric layer 113 after a dummy substrate such as, forexample, the dummy substrate 310 of FIG. 8A, is removed.

As illustrated in FIG. 10B, the lower surface of the conductive via 112is flush with the bottom surface of the dielectric layer 113, followingthe application of a leveling process. In various representativeembodiments of the present invention, the leveling process may be, forexample, a chemical and/or mechanical planarization process.

As illustrated in FIG. 10C, a lower under bump metal 515 withpredetermined thickness may be formed on the lower surface of theconductive via 112, which is shown in FIG. 10C as being flush with thebottom surface of the dielectric layer 113. In the illustration of FIG.10C, the lower under bump metal 515 extends over the dielectric layer113 located at the side of the lower surface of the conductive via 112,in accordance with some representative embodiments of the presentinvention.

As illustrated in FIG. 10D, in accordance with some representativeembodiment of the present invention, a conductive bump 140 may beelectrically connected to the lower under bump metal 515.

FIG. 11 illustrates cross-sectional views showing a step from anexemplary method of manufacturing a semiconductor device, in accordancewith a representative embodiment of the present invention.

As illustrated in FIG. 11 , in accordance with various representativeembodiments of the present invention, a conductive bump 140 may beelectrically connected to the lower surface of a conductive via 112 thatis flush with the bottom surface of a dielectric layer 113.

An aspect of the present invention provides a semiconductor device and amanufacturing method thereof including a relatively thin interposerexcluding a through silicon via.

Another aspect of the present invention provides a semiconductor devicehaving an interposer that includes a dielectric layer having a highdielectric constant on a dummy substrate such as silicon, glass, orsuitable equivalents, and a manufacturing method therefor, therebyforming a redistribution layer having minute pitches of a submicronunit, and accomplishing an embedded passive structure.

Another aspect of the present invention provides a semiconductor deviceincluding various connection structures between a redistribution layerand one or more bumps, such as a structure excluding an extended orprotruding portion, a structure including an extended or protrudingportion, a structure including an under bump metal, and manufacturingmethods therefor.

According to at least one of embodiments, a manufacturing method of asemiconductor device may include forming an interposer on a dummysubstrate. The forming of the interposer may include forming adielectric layer on the dummy substrate, forming a pattern and a via atthe dielectric layer and forming a seed layer on the pattern and the viaof the dielectric layer and forming a redistribution layer and aconductive via on the seed layer. A semiconductor die may be connectedwith the conductive via facing an upper portion of the interposer, andthe semiconductor die may be encapsulated with an encapsulant. The dummysubstrate may be removed from the interposer, and a bump may beconnected with the conductive via facing a lower portion of theinterposer.

The dummy substrate may be a silicon substrate or a glass substrate, andthe dielectric layer may be a silicon oxide layer, a silicon nitridelayer, or an organic layer. The pattern and the via of the dielectriclayer may be formed by a laser beam, a photo process, or an etchingprocess. A plurality of redistribution layers may be formed in ahorizontal dimension, and an upper surface of the plurality of theredistribution layer may be ground to be electrically separated fromeach other. The forming steps of the dielectric layer, the seed layer,the redistribution layer, and the conductive via may be repeatedlyconducted by 1 to 5 times.

An upper under bump metal may be formed at the conductive via facing theupper portion of the interposer, and the semiconductor die may make anelectrical connection with the upper under bump metal. The removing ofthe dummy substrate may be conducted by grinding and/or etching thedummy substrate to expose the conductive via facing the lower portion ofthe interposer. The connection of the bump may be conducted by forming alower under bump metal at the conductive via facing the lower portion ofthe interposer, and connecting the bump with the lower under bump metal.The conductive via facing the lower portion of the interposer may bedisposed at the same plane as a bottom surface of the dielectric layer,and the conductive via facing the lower portion of the interposer mayextend or protrude from the bottom surface of the dielectric layer andinto the dummy substrate.

The conductive via facing the lower portion of the interposer may extendor protrude from the bottom surface of the dielectric layer, and thelower under bump metal may be formed at an extended region. The seedlayer may be formed on the pattern and the via of the dielectric layer,the lower under bump metal may be formed on the seed layer, and theredistribution layer and the conductive via may be formed at the lowerunder bump metal. The seed layer may be removed, and the lower underbump metal may be exposed or extended through the dielectric layer. Thebump may be mounted on a circuit substrate after connecting the bump,and a space between the interposer and the circuit substrate may befilled with underfill. A cover may be attached on the circuit substrateto cover the semiconductor die.

The manufacturing method of a semiconductor device may include forming asecond dielectric layer under the conductive via and the dielectriclayer; removing a portion of the second dielectric layer correspondingto the conductive via such that a lower surface of the conductive via isexposed to an outside environment via the second dielectric layer; andforming the lower under bump metal on the lower surface of theconductive via that is exposed to the outside environment via the seconddielectric layer.

The manufacturing method of a semiconductor device may include levelingthe conductive via protruding from the bottom surface of the dielectriclayer such that a lower surface of the conductive via is flush with thebottom surface of the dielectric layer; and forming the lower under bumpmetal on the lower surface of the conductive.

The manufacturing method of a semiconductor device may include levelingthe conductive via protruding from the bottom surface of the dielectriclayer after removing the dummy substrate such that a lower surface ofthe conductive via is flush with the bottom surface of the dielectriclayer; and forming the lower under bump metal on the lower surface ofthe conductive via.

According to another embodiment, a semiconductor device may include aninterposer having a conductive via, a redistribution layer making aelectrical connection with the conductive via, and a dielectric layerpassivating the conductive via and the redistribution layer, asemiconductor die connected to a conductive via facing an upper portionof the interposer, an encapsulant encapsulating the semiconductor dieand a bump connected to a conductive via facing a lower portion of theinterposer. A seed layer may be provided with the conductive via and theredistribution layer, respectively. The dielectric layer may be asilicon oxide layer, a silicon nitride layer or an organic layer. Thedielectric layer, the seed layer, the redistribution layer and theconductive via may have a structure of 1 to 5 layers.

An upper under bump metal may be formed at the conductive via facing theupper portion of the interposer, and the semiconductor die may make anelectrical connection with the upper under bump metal. A lower underbump metal may be formed at the conductive via facing the lower portionof the interposer, and the bump may be connected with the lower underbump metal. The conductive via facing the lower portion of theinterposer may be disposed on the same plane as a bottom surface of thedielectric layer. The conductive via facing the lower portion of theinterposer may extend from the bottom surface of the dielectric layerand may be combined with the bump. The conductive via facing the lowerportion of the interposer may extend from the bottom surface of thedielectric layer, the lower under bump metal may be formed at anextended region, and the bump may be combined with the lower under bumpmetal. The bump may be installed on a circuit substrate, a space betweenthe interposer and the circuit substrate may be filled with anunderfill, and a cover may be attached at the circuit substrate to coverthe semiconductor die.

The redistribution layer may include a first redistribution layer and asecond redistribution layer, separated from each other, and the devicemay include a metal-insulator-metal (MIM) structure including adielectric layer interposed between the first and second redistributionlayers. A second dielectric layer may be formed on a bottom surface ofthe dielectric layer.

According to an embodiment, a semiconductor device including arelatively thin interposer excluding a through silicon via and amanufacturing method thereof are provided. According to an embodiment, asemiconductor device having an interposer including a dielectric layerhaving a high dielectric constant on a dummy substrate such as siliconor glass, and a manufacturing method thereof are provided. Aredistribution layer having minute pitches of a submicron unit may bepossibly formed, and an embedded passive structure may be accomplished.

According to an embodiment, a semiconductor device including variousconnection structures between a redistribution layer and a bump, such asa structure excluding an extruded portion, a structure including anextruded portion, a structure including an under bump metal, and amanufacturing method thereof are provided.

Exemplary embodiments have been disclosed herein, and although specificterms are employed, they are used and are to be interpreted in a genericand descriptive sense only and not for purpose of limitation.Accordingly, it will be understood by those of ordinary skill in the artthat various changes in form and details may be made without departingfrom the spirit and scope of the present disclosure as set forth in thefollowing claims.

While the present invention has been described with reference to certainembodiments, it will be understood by those skilled in the art thatvarious changes may be made and equivalents may be substituted withoutdeparting from the scope of the present invention. In addition, manymodifications may be made to adapt a particular situation or material tothe teachings of the present invention without departing from its scope.Therefore, it is intended that the present invention not be limited tothe particular embodiment disclosed, but that the present invention willinclude all embodiments falling within the scope of the appended claims.

What is claimed is:
 1. A semiconductor device comprising: an interposercomprising: a first interposer side; a second interposer side oppositethe first interposer side; a first dielectric layer at the firstinterposer side; a first conductive via that extends through at leastthe first dielectric layer; a second conductive via at the secondinterposer side; and a redistribution structure in contact with thefirst dielectric layer and electrically connected to the firstconductive via and the second conductive via; a semiconductor diecomprising: a first die side that faces away from the first interposerside; a second die side that faces toward the first interposer side andcomprises a die connection terminal that is coupled to the firstconductive via; and a lateral die side that extends between the firstdie side and the second die side; an encapsulating material that coversat least the second die side and leaves exposed at least one other sideof the semiconductor die, wherein: the encapsulating material comprisesan uppermost surface facing away from the interposer, a lowermostsurface facing the interposer, and a lateral surface that extendsentirely between the uppermost surface and the lowermost surface; noportion of the encapsulating material is substantially vertically higherthan the first die side; and the lateral surface of the encapsulatingmaterial is parallel to the lateral die side; and a conductive bumpcoupled to the second conductive via.
 2. The semiconductor device ofclaim 1, comprising an under bump metal layer between the secondconductive via and the conductive bump, and wherein at least a firstportion of the under bump metal layer extends outward from the secondinterposer side.
 3. The semiconductor device of claim 2, wherein theconductive bump completely covers said at least a first portion of theunder bump metal layer that extends outward from the second interposerside.
 4. The semiconductor device of claim 1, comprising a seconddielectric material directly contacting at least one surface of theencapsulating material.
 5. The semiconductor device of claim 4, whereinthe second dielectric material comprises an adhesive layer.
 6. Thesemiconductor device of claim 1, comprising an adhesive layer directlyon the first die side, wherein at least a portion of the adhesive layeris vertically higher from the interposer than the encapsulatingmaterial.
 7. The semiconductor device of claim 6, wherein the entireadhesive layer is vertically higher from the interposer than theencapsulating material.
 8. The semiconductor device of claim 1,comprising solder between the die connection terminal and the firstconductive via.
 9. The semiconductor device of claim 1, wherein: the dieconnection terminal comprises a copper pillar comprising: a first pillarend toward the semiconductor die, a second pillar end toward theinterposer, and a lateral pillar side that extends between the firstpillar end and the second pillar end; the lateral pillar side is coveredby the encapsulating material; and the lateral surface of theencapsulating material is vertically longer than the copper pillar. 10.The semiconductor device of claim 1, wherein: the interposer comprises alateral interposer side that extends between the first interposer sideand the second interposer side; and the lateral interposer side isparallel to the lateral die side and to the lateral surface of theencapsulating material.
 11. A semiconductor device comprising: aninterposer comprising: a first interposer side; a second interposer sideopposite the first interposer side; a first dielectric layer at thefirst interposer side; a first conductive via that extends through atleast the first dielectric layer; a second conductive via at the secondinterposer side; and a redistribution structure in contact with thefirst dielectric layer and electrically connected to the firstconductive via and the second conductive via; a semiconductor diecomprising: a first die side that faces away from the first interposerside; and a second die side that faces toward the first interposer sideand comprises a die connection terminal that is coupled to the firstconductive via; an encapsulating material that covers at least thesecond die side and leaves exposed at least one other side of thesemiconductor die, wherein: the encapsulating material comprises anuppermost surface facing away from the interposer, a lowermost surfacefacing the interposer, and a lateral surface that extends entirelybetween the uppermost surface and the lowermost surface; and no portionof the encapsulating material is substantially vertically higher thanthe first die side; a conductive bump coupled to the second conductivevia; and an adhesive layer contacting the encapsulating material. 12.The semiconductor device of claim 11, comprising an under bump metallayer between the second conductive via and the conductive bump, andwherein at least a first portion of the under bump metal layer extendsoutward from the second interposer side.
 13. The semiconductor device ofclaim 12, wherein the conductive bump completely covers said at least afirst portion of the under bump metal layer that extends outward fromthe second interposer side.
 14. The semiconductor device of claim 12,wherein: the die connection terminal comprises a copper pillarcomprising: a first pillar end toward the semiconductor die, a secondpillar end toward the interposer, and a lateral pillar side that extendsbetween the first pillar end and the second pillar end; the lateralpillar side is covered by the encapsulating material; and the lateralsurface of the encapsulating material is vertically longer than thecopper pillar.
 15. A method of manufacturing a semiconductor device, themethod comprising: providing an interposer comprising: a firstinterposer side; a second interposer side opposite the first interposerside; a first dielectric layer at the first interposer side; a firstconductive via that extends through at least the first dielectric layer;a second conductive via at the second interposer side; and aredistribution structure in contact with the first dielectric layer andelectrically connected to the first conductive via and the secondconductive via; providing a semiconductor die comprising: a first dieside that faces away from the first interposer side; a second die sidethat faces toward the first interposer side and comprises a dieconnection terminal that is coupled to the first conductive via; and alateral die side that extends between the first die side and the seconddie side; providing an encapsulating material that covers at least thesecond die side and leaves exposed at least one other side of thesemiconductor die, wherein: the encapsulating material comprises anuppermost surface facing away from the interposer, a lowermost surfacefacing the interposer, and a lateral surface that extends entirelybetween the uppermost surface and the lowermost surface; and no portionof the encapsulating material is substantially vertically higher thanthe first die side; and providing a conductive bump coupled to thesecond conductive via; and wherein: the lateral surface of theencapsulating material is parallel to the lateral die side; or themethod comprises providing an adhesive layer contacting theencapsulating material.
 16. The method of claim 15, wherein the lateralsurface of the encapsulating material is parallel to the lateral dieside.
 17. The method of claim 15, comprising providing an adhesive layercontacting the encapsulating material.